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ABSTRACT
In this paper, backstepping control for three-level four-leg shunt active power filter (SAPF)
system is proposed. The adopted filtering topology requires both a three-dimensional space
vector modulation (3DSVM) for controlling the three-level four-leg inverter as well as DC
voltage and filter currents control. The regulation of the DC voltage and filter currents is
accomplished by backstepping controllers. The voltage-balancing control of two split DC
capacitors of the three-level four-leg SAPF is achieved using three-level three-dimensional
space vector modulation equipped by a balancing strategy based on the effective use of the
redundant switching states of the inverter voltage vectors. The simulation results show the
effectiveness of the proposed filtering system in terms of the compensation of the harmonics
and the zero sequence current and the operation at unity power factor.
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1. INTRODUCTION
Three-phase four-wire distribution power systems are widely used in office buildings,
commercial complexes, manufacturing facilities and so on, to supply lower-level voltage. The
loads connected to the three-phase four-wire distribution power system may be either
single-phase or three-phase loads. The typical loads connected to the three-phase four-wire
distribution power system may be computer-related facilities, office automatic machines,
adjustable speed drives, lighting ballasts and other power electronic-related facilities. Most of
these loads have the nonlinear input characteristic, which creates the problems of high input
current harmonic distortion, and load unbalance. The third harmonic is most serious in the
single-phase nonlinear loads. The neutral conductor is the current path of zero-sequence
current. Thus, the three-phase four-wire distribution power systems have the problems of
harmonic pollution and overloading of the neutral conductor [1-2].
Conventionally, the passive power equipment is used to solve the problems of the three-phase
four-wire distribution power system. Passive power filters were conventionally used to solve
the harmonic distortion problems. However, they have the following disadvantages [3-5]:
1- The filtering characteristics are seriously affected by system impedance.
2- A parallel resonance between the load and a passive power filter causes the
amplification of harmonic currents on the source side at specific frequencies.
3- A passive filter may fall into the series resonance with a voltage source so that the
voltage distortion produces excessive harmonic currents flowing into the passive filter.
4- The tuned frequency cannot vary under the different harmonic load currents.
Shunt active power filters have attracted considerable attention as an efficient way to
perform power conditioning tasks such as harmonic elimination, reactive power
compensation, load balancing, and neutral current elimination [7-8]. In addition, SAPFs
offer high efficiency [6] and perform effectively on lower-order harmonics such as 3rd,
5th, 7th which are generated by the nonlinear loads [7].
Four-wire SAPFs has been presented in three-phase four-wire systems under three main
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typologies [8-13] namely, split-capacitor or (capacitor midpoint), three single-phase
bridge configuration or (H-bridge), and four-leg topology.
In the first topology, the neutral wire is connected to the midpoint of the DC-link capacitors;
this topology suffers from problems such as capacitor voltage unbalance, requirement of
expensive and large value of capacitors in case of large neutral current, and inefficient
DC-bus utilization [13]. In the second topology, three single-phase full bridge voltage source
inverters are used to realize the four-wire SAPF [13]. These H-bridge inverters are connected
to the three-phase four-wire system by using three single-phase isolation transformers. Since
this topology requires a transformer, the four-wire SAPF size is large and the system cost is
high. Slow response and increased number of switching devices are the other disadvantages of
this topology [13]. In the third topology the neutral wire is connected to the additional fourth
leg, this topology has been shown to be a solution for inverters operating in three-phase
four-wire systems and it offers full utilization of the DC-link voltage and lower stress on the
DC-link capacitors [13].
On the other hand, most SAPFs are based on the standard two-level voltage source inverters.
These compensators have limitations in medium and high voltage application due to
semiconductor rating constraint. Generally, high power transformer is required for interfacing
the two-level SAPF to the power system which causes more losses and high cost of
installation.
In order to improve the compensation characteristics of the SAPF, multilevel inverters have
been successfully introduced [14-17]. Multilevel topologies are effective in high voltage
applications as they provide high output voltages with same voltage rating of individual
device and eliminates the need of transformers [19-22]. In addition, they are able to generate
output voltages and currents with low harmonic distortion as well as to reduce voltage stress
across switching devices.
The performances of the SAPF depend strongly on the modulation technique used. Among
the existed pulse-width modulation (PWM) techniques, the space vector modulation
(SVM) stands out because it offers significant flexibility to optimize switching waveforms
and it is well suited for digital implementation [23]. In the four-leg inverter, as the sum of
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the three-phase voltage is not equal to zero, a three-dimensional SVM (3DSVM) must be
adopted. Currently, the conventional 3DSVM algorithm is mainly based on the abc
coordinate system [24-25] or αβo coordinate system [26-27].
Unfortunately, the SAPF built based on the multilevel inverter has an inherent problem of
DC-link capacitors voltages variations. To avoid this problem several approaches have been
suggested to balance the DC capacitor voltages of multilevel inverters. Some methods are
based on the idea of adding auxiliary power circuits in order to redistribute the electrical
charge between capacitors [28]. A very interesting solution proposed in [29], is to use the
3DSVM to stabilize the capacitors voltages in three-level four-leg inverter. The idea is to
minimize a cost function defined as the quadratic sum of the differences between the
capacitors voltages and their reference values [29]. Thanks to an appropriate selection of the
redundant vectors this function can be minimized to zero and the capacitors voltages will be
kept at their reference values [29].
It is well established that conventional linear PI controllers are widely used in most industrial
power electronics applications for the reasons of their simplicity and feasibility [30]. On the
other hand, it is a fact that such kinds of controllers may fail to meet the high performance
requirements of grid connected inverter applications due to their high vulnerability to the
operation point, variations of the plant parameters and external disturbances. In order to
improve the performance of three-phase shunt active power filter, various nonlinear control
strategies have been reported in the literature. The proposed control strategies include among
others sliding mode control [31], passivity control [32], fuzzy control [33-34], neuron-fuzzy
control [35], Lyapunov theory [36], and robust control [37].
In this work, a nonlinear control strategy based on backstepping is applied to the control of a
three-level four-leg SAPF. The backstepping method will be used for developing the currents
and DC voltage controllers. The capacitor voltages stability is guaranteed using three-level
3DSVM. The proposed four-leg SAPF is suitable for harmonic current reduction, reactive
power compensation and neutral current elimination in a three-phase four-wire power system.
This paper is organized as follows. In section 2, the configuration of four-leg SAPF is
presented and the system model is developed. In section 3, the backstepping control of the
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three-level four-leg SAPF is investigated. The backstepping controllers are synthesized and
the synchronous reference frame theory is presented also in this section. Three-level 3DSVM
with balancing capability is performed in section 4. In section 5, the performances of
controlled system are verified by simulation results. Finally, in section 6 some conclusions are
established.
2. FOUR-LEG SAPF CONFIGURATION
Fig. 1 presents the shunt active filter topology based on a three-phase four-leg voltage
source inverter; the four-leg SAPF is connected in parallel with the AC three-phase
four-wire system through three inductors. The capacitors are used to store energy and the
inductances are used to smooth and decrease the ripples of the harmonic currents injected
by SAPF. Three single-phase diode rectifiers as non-linear loads are connected to the
power system, in order to produce an unbalance, harmonic and reactive current in the
phase currents and zero-sequence harmonics in the neutral current.
The main task of the proposed SAPF is to reduce harmonic currents, to ensure reactive
power compensation and to suppress the neutral current from the source through the fourth
leg of the inverter.
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2.1 Mathematical model of three-level four-leg SAPF
The topology of the three-level four-leg inverter is shown in Fig. 2. Here, xv and fxi , x = a, b, c,
represent the point of common coupling (PCC) voltages and AC side currents of the SAPF,
respectively. Rf is a line resistance that models the parasitic resistive effects of the inductor Lf.
The capacitances of input capacitors are assume equal C1=C2=C. For a net DC-side voltage of
vdc, each capacitor voltage is ideally vCj = vdc/2, j = 1, 2.
Fig.2. Schematic representation of three‐level four‐leg inverter
Fig.1. Structure of three-level four-leg SAPF
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The switching functions are defined as Fij where  , , ,i a b c n is the phase and
 0,1,2j is the voltage level. Fij takes value “1” if i-phase is connected to voltage level j
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The instantaneous AC inverter phase to neutral voltages vfa, vfb and vfc can be expressed in
terms of switching functions and DC capacitor voltages as given by:
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i1 and i2 are the DC-side intermediate branch currents.
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Where: idc is the equivalent capacitor current, 1 2dci i i  and Ceq=C/2 is the equivalent
capacitance.
Based on the Concordia coordinates transformation, the differential equations describing the
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3. BACKSTEPPING CONTROL OF THREE-LEVEL FOUR-LEG SAPF
The basic operation of the proposed control method is shown in Fig.3. The nonlinear loads are
constructed from three uncontrolled single-phase rectifiers. The DC voltage is compared with
its reference value *dcv , in order to maintain the energy stored in the capacitors constant. The
backstepping controller is used to regulate the error between the capacitor voltage and its
reference. The output of backstepping controller of the DC voltage presents the reference of
the equivalent capacitor current * .dci The compensating currents are computed using the
synchronous reference frame theory (SRF). Three backstepping controllers are used to
regulate the injected SAPF currents at their references in αβo coordinate. The output signals
from currents controllers are used for switching signals generation by the 3DSVM.































Fig.3. Backstepping control of three-level four-leg SAPF
3.1 Backstepping controller synthesis
There are four outputs to be controlled: DC capacitor voltage vdc and injected SAPF current
components ,  and .f f foi i i  In order to ensure that each of the previously mentioned outputs
follows its reference ( * * * *, ,  anddc f f fov i i i  respectively), nonlinear controllers based on
backstepping are synthesized in this section.
3.1.1 DC voltage controller synthesis
The synthesis of the DC voltage controller is based on the fourth equation of the system (6).
The first tracking error is defined as:
*
1  dc dcz v v (7)
Its derivative is:
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The derivative of (9) is given by:
*
1 1 1 1( )    dc dc
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(10)
The equivalent capacitor current *dci reference is selected such as the Lyapunov function 1V
should be definite negative [38] as follow:
 * *1 1   dc eq dci C k z v (11)
Where: k1 is a positive constant.
3.1.2 Current controller synthesis
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And consequently, their derivatives are given by:
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Where: k2, k3 and k4 are positive constants.
3.2 Synchronous Reference Frame Theory
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Where:  : is the angle of the PCC voltage vector *v  projected in αβ plane. The angle 
is given by:
























The DC values  ,Ld Lqi i of the iLd and iLq are originating from the positive-sequence
component of the nonlinear load current. AC values  , Ld Lqi i are the ripple of the nonlinear
load current components iLd and iLq [39].
For harmonic, reactive power compensation and balancing of unbalanced three-phase load
currents, all of the nonlinear load current component iLq (  and Lq Lqi i components) and
harmonic component Ldi of iLd are selected as compensation current references as follows:
* *
*
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The signal *dci is the reference of capacitor current obtained from the backstepping controller
of DC voltage.
Since the zero-sequence current must be compensated, the reference of homopolair
current is given as:
* fo Loi i (20)
The references currents can be written in αβo coordinate as follows:
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4. THREE DIMENSIONAL SPACE VECTOR MODULATION
In a three-level four-leg inverter, there are 81 possible switch combinations. The switch
combinations are represented by ordered sets  a b c nS S S S .
Where:
 , , , 0,1, 2a b c nS (22)
Are the states of the inverter’s leg.
As shown in Fig.4.a, all the 81 switching vectors can be sorted into thirteen layers. The
diagram of space vectors can be divided into six sectors with every sector further divided into
four prisms. As shown in Fig.4.b, the prisms 1 and 3 are formed by 7 tetrahedrons, while the
prisms 2 and 4 are formed by 8 and 10 tetrahedrons respectively.
The 3DSVM technique can synthesize the reference voltage vector computed by backstepping
currents controllers in three steps:
- Determination of the space vector location.
- Duration time calculation.
- Pulse generation.
3.2 Determination of the space vector location
The space vector location is determined in three sub-steps: (1) determining the sector number
of where the reference voltage vector lies, (2) determining the number of prisms, and (3)
determining the tetrahedron number of where the reference vector is located.
(a) (b)
M. Bouzidi et al. J Fundam Appl Sci. 2016, 9(1), 274-307 287
Fig.4. Three dimensional representations, (a): Switching voltages vectors in αβo coordinates,
(b): Tetrahedrons in the first sector
4.1.1 Sector number computation.
The sector numbers are given by:
 ceil , 1, 2,3, 4,5,6
/ 3






Where ceil is the C-function that adjusts any real number to the nearest, but higher, integer.
 : is the angle of the *fv projected in αβ plane. The angle  is given by:
















Reference vector *fv is projected on the axes of 60° coordinate system [40]. In each sector k,






fv given by (25). Fig. 5 shows the













































Where: *fv  is the projected vectror of
*
fv in αβ plane.
* *2 *2 f f fv v v   (26)



















Where the int() function returns the nearest integer that is less than or equal to its argument.
The prism number is obtained according to the value of 1
kl and 2
kl , as shown in Table 1:
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Table 1. Prism identification in each sector kS , where:
k
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Fig.5. Space voltage vectors for a three-level four-leg inverter on αβ plan
4.1.3 Tetrahedron identification
As shown in Fig. 5, each tetrahedron is limited by four planes; two plants are limited by the
prism that contains the tetrahedron, so just the top and the bottom planes must be determined
for identify the tetrahedron. Each plane is created by three switching vectors. For example, the
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localization condition of tetrahedron 1 in the prism 1 of the first sector numbered as
i




















4.2 Duration time calculation
After determining the target tetrahedron of the reference voltage vector, the four adjacent
switching vectors will be used to express the average value of the reference voltage vector
as follow:
*
1 1 2 2 3 3 4 4
1 2 2 4
   
   
f s
s
v t v t v t v t v T
t t t t T
(29)
Where Ts is the switching period, 1 2 3 4,  ,   andv v v v are the four switching vectors adjacent to
the reference voltage vector, and 1 2 3 4,  ,   andt t t t are their calculated on-duration time
intervals respectively.
Expression (29) can be decomposed in the αβo coordinates system as follows:
*
11 2 3 4
*
21 2 3 4
*
31 2 3 4
41 1 1 1
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4.3 DC-Capacitors voltages balancing based on minimum energy property
In the three-level four-leg inverter, the voltages of the two series-connected DC-link
capacitors must be confined to vdc/2. The DC voltage backstepping control regulates only the
total DC voltage. For this reason, the DC capacitor voltages are kept equals using 3DSVM
M. Bouzidi et al. J Fundam Appl Sci. 2016, 9(1), 274-307 291
that takes advantages of redundant switching states to counteract the DC voltages drift
phenomenon [41].





E v v (31)
The adopted control method should minimize the quadratic cost function J associated with
voltage deviation of the DC-capacitors. The cost function is defined as follows:
2 2
1 2( )2
   C C
C
J v v (32)
Where:
* / 2,    1, 2   Cj Cj dcv v v j
The mathematical condition to minimize J is:
1 1 2 2 0    C C C C
dJ
v i v i
dt
(33)
Where iCj ( j =1,2) is the current through capacitor Cj. These currents are affected by the
DC-side intermediate branch currents, i0 and i1. These currents can be calculated if the
switching states used in the switching pattern are known. Thus, it is advantageous to express










By substituting iC2 and iC1given by (34) in (33), the condition to achieve voltage balancing
is deduced as:
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1 1 2 1 0( ) 0    C Cv i v i i (35)
When the DC link voltages vC1 and vC2 are close to their reference
* / 2dcv , the following
condition is verified :
1 2 0   C Cv v (36)
Using (36), the equation (35) can be written as:
2 0 0 Cv i (37)













Assuming that sampling period T, is adequately small as compared to the time interval
associated with the dynamics of capacitor voltages. These letters can be assumed to
remain constant over one sampling period [41] and (38) is consequently simplified to:
2 0( ) 0 Cv k i (39)
Where 2 ( ) Cv k is the voltage drift at sampling period, and 0i is the averaged value of
the 0i .
The relationship between the DC-intermediate branch current i0 and AC-currents (ifa, ifb and ifc)
for different switching states is required.
The current 0i should be computed for different combinations of adjacent redundant
switching states over a sampling period and the best combination which minimizes (39) is
selected.
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6. SIMULATION RESULTS AND DISCUSSION
To validate the performance of the three-level four-leg SAPF compensator, computer
simulations are performed on a three-phase four-wire power system under various
nonlinear loads and source voltages conditions, including:
- Balanced nonlinear load condition.
- Unbalanced nonlinear load condition.
- Unbalanced source voltages.
- Distorted source voltages.
The parameters used in simulation are gathered in Table.2.
Table 2. System parameters
6.1 Balanced nonlinear load and source voltages condition
Figs (6), (7) and (8) present the source current of the first phase and its harmonic spectrum
before and after compensation of three-level four-leg SAPF using backstepping and
conventional PI controllers, respectively.
Fig. 6 illustrates that the source current before compensation is distorted, and its total
harmonic distortion (THD) is equal to 17.08 % (see Fig. 6.b).
Capacitance of each capacitor 5 mF
DC bus voltage reference 800 V
Coupling impedance Rf ,Lf 0.1 mΩ, 0.1 mH
RMS source voltage and frequency 220 V, 50 Hz
Source parameters Rs ,Ls 1 mΩ, 1 mH
Line parameters Rch ,Lch 1 mΩ, 1 mH
Load characterisitics Rl ,Ll 5 Ω, 10 mH
Parameters of unbalanced load R , L 5 Ω, 10 mH
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It can be shown from Figs. 7 and 8, that the proposed backstepping controller allows the
four-leg SAPF to mitigate the source current harmonics and offer better THD than
conventional PI controller (0.34% using backstepping and 2.09% using PI controller).





























Fig.6. (a) Source current before harmonics compensation, (b) Its harmonic spectrum





























Fig.7. (a) Source current after harmonics compensation using backstepping controller, (b) Its
harmonic spectrum






























Fig.8. (a) Source current after harmonics compensation using PI controller, (b) Its harmonic
spectrum
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6.2 Unbalanced nonlinear load condition
Figs. 9 and 10 present the dynamic behaviour of the three-level four-leg SAPF using
backstepping and PI controllers respectively. After 0.15s, an additional load is added in
single-phase diode bridge rectifier in phase (b) in order to induce an unbalanced nonlinear
load.
From Figs. 9.b and 10.b, the nonlinear load currents are distorted and unbalanced after 0.2s,
while the source currents are forced to have a balanced and sinusoidal shape in both control
techniques (see Figs 9.a and 10.a).
As shown in Figs 9.c and 10.c, the neutral current is almost cancelled with a low ripple in
case where the backstepping control is applied (2.15% for backstepping and 28.5% for PI).
The phase (a) of source current and its corresponding phase voltage are shown for illustration
in Figs 9.d and 10.d. It can be observed that the unity power factor operation is successfully
achieved.
Fig. 10.e shows the DC voltage in case of conventional PI controller, where the
performance suffers from critical overshoots. On the contrary, the proposed backstepping
control enhance the performance of the DC voltage control loop, whitch maintains it close
to its reference value without overshoots (see Fig. 9.e).
It can be observed from Figs. 9.g and 10.g that the DC capacitor voltages are balancing at
their reference values with small ripple around the balance point with both control methods
(0.25% before 0.2s and 1.5% after 0.2s), which confirms the effectiveness of the 3DSVM
equipped with the proposed balancing strategy.
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Fig.9. Simulation results of the proposed three-level four-leg SAPF using backstepping
controller under balanced load
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Fig.10. Simulation results of the proposed three-level four-leg SAPF using PI controller under
balanced load
6.3 Unbalanced source voltages condition
The simulation results with the backstepping and PI controller under unbalanced source
voltages are shown in Figs. 11 and 12, respectively. In order to create this operating
condition, the magnitude of source voltage of phase (a) is 20% smaller than source voltage of
phase (b) and phase (c).
As shown in Fig. 11.a and 12.a, the unbalanced source voltages, leads to unbalance in the
nonlinear load currents (see Figs. 11.b and 12.b). The source currents, after the
compensation, can be viewed from Figs. 11.c and 12.c. The source currents now become
free from unwanted harmonics and close to balanced case. The source neutral currents are
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depicted in Figs. 11.d and 12.d, a better neutral current compensation with low ripple is
obtained when the proposed control is used.
The source current is in phase with corresponding source voltage (see Figs. 11.e and 12.e),
which means that the reactive power is successfully compensated.
It is also observed from Figs. 11.f and 12.f that the DC voltage of SAPF is maintained
close to the reference value under unbalanced source voltage, and without overshoots with
the proposed control method. The DC capacitor voltages tend to be equal independently to
the used control method, thanks to the 3DSVM with its balancing strategy (see Figs 11.g and
12.g).
The harmonic spectrums of the source current after compensation are illustrated in Fig.13.
It results that the four-leg SAPF decreases the THD in the source currents under this
disturbances to 4.36% with PI controller. However, with backstepping controller, the THD
is increased to 3.26% which proves the effectiveness of the proposed nonlinear controller.
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Fig.11. Simulation results of the proposed three-level four-leg SAPF using backstepping
controller under unbalanced source voltage
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Fig.12. Simulation results of the proposed three-level four-leg SAPF using PI controller
under unbalanced source voltage




























Fig.13. Frequency spectrum of source current under unbalanced source voltage, (a) Using
backstepping controller, (b) Using PI controller
6.3 Distorted source voltages condition
One of the assumptions is that the source voltage is sinusoidal and balanced. However, in real
systems, source voltage can be temporary, or permanently distorted by faults, short circuits,
connections and disconnections of large loads, nonlinear loads, etc. Usually, it leads to the
presence of source voltage harmonics. One of the main disturbances is the presence of source
voltage harmonics of order 5, 7 and 11.
Figs. 14 and 15 show the waveforms in which a fifth harmonic voltage component of 5% is
intentionally superimposed on the fundamental source voltages for proposed SAPF using
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backstepping and PI respectively. It is observed that the source currents are sinusoidal,
balanced and in phase with the phase voltages, which mean that the unity power factor is
successfully achieved. The neutral current is practically cancelled with low ripple in case of
backstepping control.
The DC voltage is adequately controlled around its reference value and without
overshoots when the backstepping control is used. It is possible to see also how the
voltage across each capacitor remains constant under this operating condition.
As shown in Fig. 16 the total harmonic distortion of the source current is 4.57% with PI and
3.77% with backstepping controller, which proved once the effectiveness of the proposed
control method.
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Fig.14. Simulation results of the proposed three-level four-leg SAPF using backstepping
controller under distorted source voltage
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Fig.15. Simulation results of the proposed three-level four-leg SAPF using PI controller
under distorted source voltage




























Fig.16. Frequency spectrum of source current under distorted source voltage, (a) Using
backstepping controller, (b) Using PI controller
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7. CONCLUSION
In the aim to enhance power quality in four-wire system, this paper proposes a
backstepping control of three-phase three-level four-leg SAPF. The performances of the
active power filtering system based on backstepping controller are analyzed and compared
with conventional controller under different disturbed operating conditions.
The computer simulation has verified the effectiveness of the proposed control scheme.
The simulation results prove that the following objectives have been successfully
achieved even under unbalanced nonlinear load and non-ideal source voltage conditions.
- Current harmonics filtering.
- Reactive power compensation.
- Source currents balancing.
- Elimination of excessive neutral current with low ripple.
- High performance under both dynamic and steady state operations.
The voltage balancing control of DC capacitors of the three-level four-leg inverter is
achieved using 3DSVM with balancing strategy, which is based on the effective use of the
redundant switching states of the inverter voltage vectors. The simulation results show
that the 3DSVM with balancing strategy can guarantee balancing of the DC capacitor
voltages under all operating conditions and independently to the used control method.
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